Satyanarayana, N V and Mall, R and Pal, A (1996) A layered architecture for real-time systems. Microprocessors and Microsystems, 20 (4). pp. 241-250.